Simulation working directories for a Verilog/RTL reasoning benchmark: one folder per case,
each holding the design under test, its testbench, and the simulation artifacts produced by
Icarus Verilog.
Extracted from a larger private benchmark repository; this folder is published on its own.
Difficulty tiers
Case index maps to difficulty (from the original readme.txt):
