This dataset is part of a comprehensive collection of hardware design datasets for training and evaluating LLMs on Verilog/SystemVerilog code generation and hardware design tasks.
dataset = load_dataset('AbiralArch/hardware-verilogeval-v2')… See the full description on the dataset page:
https://huggingface.co/datasets/AbiralArch/hardware-verilogeval-v2.