Views
No views yet
sfa_size_bytesrms_norm_fp4_sfa_fp16residual_add_rms_norm_fp4_sfa_fp16residual_add_rms_norm_fp4_sfa_v2_fp16residual_add_rms_norm_mul_fp4_sfa_fp16silu_mul_fp4_sfa_fp16silu_mul_fp4_sfa_v2_fp16silu_mul_mul_fp4_sfa_v2_fp16silu_mul_two_fp4_to_fp4silu_mul_two_mul_fp4_to_fp4dequantize_fp4_sfa_fp16quantize_bf16_to_nvfp4_linearrms_silu_nvfp4_ndhwc_bf16bf16_rms_norm_ncdhwbf16_rms_silu_ncdhwadaptive_rms_norm_e0m3_fp16gated_residual_adaptive_rms_norm_e0m3_fp16adaptive_rms_norm_nvfp4_fp16 / adaptive_rms_norm_nvfp4_bf16gated_residual_adaptive_rms_norm_nvfp4_fp16 / gated_residual_adaptive_rms_norm_nvfp4_bf16ada_rms_norm_quant_nvfp4_swizzled_{fp16,bf16} and
gate_res_ada_rms_norm_quant_nvfp4_swizzled_{fp16,bf16}gelu_mul_e0m3_fp16residual_add_rms_norm_quant_nvfp4_swizzled_bf16relu2_quant_nvfp4_swizzled_fp16sm_110a and sm_120a and uses CUTLASS/CUTE
SFA layouts. SM110 artifacts require CUDA 13+.1from kernels import get_kernel
2import torch
3
4ops = get_kernel("flashrt/fp4-fused-ops", version=1, trust_remote_code=True)
5
6merged = torch.randn((16, 4096), device="cuda", dtype=torch.float16)
7packed, sfa = ops.silu_mul_fp4_sfa_v2_fp16(merged)
8
9# Debug only; normal low-bit pipelines should pass packed/SFA to FP4 GEMM.
10bf16_view = ops.dequantize_fp4_sfa_fp16(packed, sfa)dim <= 2048.residual_add_rms_norm_fp4_sfa_v2_fp16.C <= 1024; the fused NCDHW-to-NDHWC
NVFP4 producer requires C % 128 == 0.